ND-06.015

From NDWiki
Revision as of 00:23, 28 October 2008 by Gandalf (talk | contribs) (Initial page)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to navigation Jump to search

ND-06.015 ND-100 FUNCTIONAL DESCRIPTION

Description of the main building blocks of the ND-100 and their functions from a hardware point of view. Written for technical and maintenance personnel. The manual contains a lot of technical information, from signals on the ND-100 bus to programming instructions fore some IO cards.

340 Pages.

Table of contents

  1. ND-100 Architecture
    1. ...
  2. Central processor
    1. General
    2. Internal communication
    3. Fundamental building blocks
    4. Instruction fetch and execution
    5. The Register file
    6. Microprogram sequencer
    7. Pipeline
    8. The Arithmetic Logic Unit
    9. The Interrupt system
    10. The Address arithmetic
  3. The Memory management system
    1. ...
  4. ND-100 Bus system
    1. ...
  5. The ND-100 Storage system
    1. ... parity ...
  6. The Input/Output system
    1. General
    2. ND-100 Bus in the I/O system
    3. Programmed I/O - PIO
    4. Control and status registers on ND Designed PIO and DMA Interfaces
    5. Loading Sequence for Device Registers on I/O Interfaces
    6. ND-100 Bus Signals During IOX instructions
    7. The I/O system's connection to the Interrupt System
    8. Direct Memory Access - DMA
    9. Programming specifications for I/O devices on the CPU board
    10. NORD-10/S modules used in ND-100
  7. Operators Interaction
    1. ...
  8. ND-100 Power supply
  9. Miscellaneous

Appendixes:

  • A ND-100 mnemonics and their octal values
  • B Programming specifications for some I/O devices
  • B.1 ND-100 Terminal Programming Specifications
  • B.2 Specifications of Paper Tape Reader Interface
  • B.3 Specifications of the Paper Tape Punch Interface
  • B.4 ND-100 Floppy Disk Programming Instructions
  • B.5 ND-100 10 MB Disk Controller Programming Specifications
  • C Standard ND-100 Device Register Addresses and IDENT Codes
  • D Switch Settings for the different ND-100 Modules
  • E Microprogram-Panel Processor Communication
  • F Microprogrammable Registers on Memory Management
  • G Internal Registers and their Bit Assignment
  • H Operator's Communication Instruction Survey
  • I ND-100 Technical Specifications
  • J ASCII character set (ANSI X3.4 1968)
  • Index of abbreviations
 1     ND-100 Architecture
        ...
 2     Central processor
 2.1     General
 2.2     Internal communication
 2.3     Fundamental building blocks
 2.4     Instruction fetch and execution
 2.5     The Register file
 2.6     Microprogram sequencer
 2.7     Pipeline
 2.8     The Arithmetic Logic Unit
 2.9     The Interrupt system
 2.10    The Address arithmetic
 3     The Memory management system
        ...
 4     ND-100 Bus system
        ...
 5     The ND-100 Storage system
        ... parity ...
 6     The Input/Output system
 6.1     General
 6.2     ND-100 Bus in the I/O system
 6.3     Programmed I/O - PIO
 6.4     Control and status registers on ND Designed PIO and DMA Interfaces
 6.5     Loading Sequence for Device Registers on I/O Interfaces
 6.6     ND-100 Bus Signals During IOX instructions
 6.7     The I/O system's connection to the Interrupt System
 6.8     Direct Memory Access - DMA
 6.9     Programming specifications for I/O devices on the CPU board
 6.10    NORD-10/S modules used in ND-100
 7     Operators Interaction
        ...
 8     ND-100 Power supply
 9     Miscellaneous
Appendixes:
 A     ND-100 mnemonics and their octal values
 B     Programming specifications for some I/O devices
 B.1     ND-100 Terminal Programming Specifications
 B.2     Specifications of Paper Tape Reader Interface
 B.3     Specifications of the Paper Tape Punch Interface
 B.4     ND-100 Floppy Disk Programming Instructions
 B.5     ND-100 10 MB Disk Controller Programming Specifications
 C     Standard ND-100 Device Register Addresses and IDENT Codes
 D     Switch Settings for the different ND-100 Modules
 E     Microprogram-Panel Processor Communication
 F     Microprogrammable Registers on Memory Management
 G     Internal Registers and their Bit Assignment
 H     Operator's Communication Instruction Survey
 I     ND-100 Technical Specifications
 J     ASCII character set (ANSI X3.4 1968)
       Index of abbreviations

Known copies

A pdf copy is located on the Bitsavers website.

Reference

Norsk Data Document ND–06.015 ND-100 FUNCTIONAL DESCRIPTION (ND-06.015.02 1985)