NLZ: Difference between revisions
m (Spellfix: Arcitecture -> Architecture) |
m (Typo: floting->floating) |
||
| Line 22: | Line 22: | ||
{{main|32-bit floating point}} | {{main|32-bit floating point}} | ||
The ND-100/110 can have a 48-bit floating point CPU (standard configuration) or a 32-bit | The ND-100/110 can have a 48-bit floating point CPU (standard configuration) or a 32-bit floating point CPU (customer option). | ||
For 32-bit floating point operations NLZ works as described above, except that the T register is not affected. | For 32-bit floating point operations NLZ works as described above, except that the T register is not affected. | ||
Revision as of 10:06, 1 July 2010
| NLZ | |
|---|---|
| Description | Normalize (integer to floating) |
| Format | NLZ <scaling> |
| Code | 151 4008 |
| Affected | (T), (A), (D) |
| Type | User |
| Architecture | ND-100, ND-110 |
NLZ is an assembly instruction. It converts the number in the A register to a standard form 48-bit floating point number in the floating point accumulator (T, A and D registers), using the scaling of the NLZ instruction as a scaling factor.
The scaling is given to the conversion of -128 to 127 (approximately 10-39 to 1039).
For integers, a scaling factor of +1610 will give a floating point number with the same value as the integer. A larger scaling factor will result in a higher floating point number. Because of the single precision fixed point number, the D register will be cleared.
Example
- NLZ+20 (code 151420) Convert from integer to floating point.
NLZ on 32-bit floating point CPUs
The ND-100/110 can have a 48-bit floating point CPU (standard configuration) or a 32-bit floating point CPU (customer option). For 32-bit floating point operations NLZ works as described above, except that the T register is not affected.
References
- Norsk Data Document ND–06.014.02 ND-100 REFERENCE MANUAL pages 120, 144, 146 and 240
- Norsk Data Document ND–06.029.01 ND-110 Instruction Set page 70 and 72