STT - Revision history

TArntsen: Spellfix: Arcitecture -> Architecture

2009-08-03T13:30:17Z

Spellfix: Arcitecture -> Architecture

← Older revision		Revision as of 13:30, 3 August 2009
Line 5:		Line 5:
	\|Code=010 000		\|Code=010 000
	\|Affected=(ea):=T		\|Affected=(ea):=T
	\|~~Arcitecture~~=[[ND-100]], [[ND-110 CPU\|ND-110]]		\|Architecture=[[ND-100]], [[ND-110 CPU\|ND-110]]
	}}		}}

Mike: Adopt to new format in template + refrasing

2009-04-05T16:40:52Z

Adopt to new format in template + refrasing

← Older revision		Revision as of 16:40, 5 April 2009
Line 2:		Line 2:
	\|Mnemonic=STT		\|Mnemonic=STT
	\|Description=Store T register		\|Description=Store T register
	\|Format=STT ''<~~address~~ mode> <disp.>''		\|Format=STT ''<[[ND-100 addressing modes\|addr. mode]]> <[[displacement\|disp.]]>''
	\|Code=010 000~~<sub><small>8</small></sub>~~		\|Code=010 000
	\|Affected=(EL):=T		\|Affected=(ea):=T
	\|Arcitecture=[[ND-100]], [[ND-110 CPU\|ND-110]]		\|Arcitecture=[[ND-100]], [[ND-110 CPU\|ND-110]]
	}}		}}

	'''STT''' is an instruction ~~on the ND platform~~. It stores the contents of the [[T register]] in the memory location pointed to by the [[effective address]].		'''STT''' is an assembly instruction. It stores the contents of the [[T register]] in the memory location pointed to by the [[effective address]].

Mike: Fixing a cut'n'paste error

2009-04-02T14:09:03Z

Fixing a cut'n'paste error

← Older revision		Revision as of 14:09, 2 April 2009
Line 8:		Line 8:
	}}		}}

	'''~~STA~~''' is an instruction on the ND platform. It stores the contents of the [[T register]] in the memory location pointed to by the [[effective address]].		'''STT''' is an instruction on the ND platform. It stores the contents of the [[T register]] in the memory location pointed to by the [[effective address]].

Mike: +text from " ND-110 Instruction Set"

2009-04-02T14:07:17Z

+text from " ND-110 Instruction Set"

← Older revision		Revision as of 14:07, 2 April 2009
Line 3:		Line 3:
	\|Description=Store T register		\|Description=Store T register
	\|Format=STT ''<address mode> <disp.>''		\|Format=STT ''<address mode> <disp.>''
	\|Code=010 000		\|Code=010 000<sub><small>8</small></sub>
	\|Affected=(EL):=T		\|Affected=(EL):=T
			\|Arcitecture=[[ND-100]], [[ND-110 CPU\|ND-110]]
	}}		}}

	'''~~STT~~''' is an instruction on the ND platform. It stores the contents of the [[T register]] in the		'''STA''' is an instruction on the ND platform. It stores the contents of the [[T register]] in the memory location pointed to by the [[effective address]].
	effective ~~location~~.

	== Sources ==		== Sources ==
	*{{ND-doc\|06.014.02\|Page 133}}		*{{ND-doc\|06.014.02\|Page 133}}
			*{{ND-doc\|06.029.01\|Page 63}}

	[[Category:ND-100 instructions]]		[[Category:ND-100 instructions]]

Mike: New page: {{InstructionBox |Mnemonic=STT |Description=Store T register |Format=STT ''
'' |Code=010 000 |Affected=(EL):=T }} '''STT''' is an instruction on the ND platform....

2009-03-31T20:38:45Z

New page: {{InstructionBox |Mnemonic=STT |Description=Store T register |Format=STT ''<address mode> <disp.>'' |Code=010 000 |Affected=(EL):=T }} '''STT''' is an instruction on the ND platform....

New page