Master Clear - Revision history

Tingo: added Glossary category

2014-07-23T21:34:39Z

added Glossary category

← Older revision		Revision as of 21:34, 23 July 2014
Line 12:		Line 12:
	== References ==		== References ==
	* {{ND-doc\|06.026.1\|Chapter 7 Operator Interaction}}		* {{ND-doc\|06.026.1\|Chapter 7 Operator Interaction}}
			[[Category:Glossary]]

Tingo: added note about MACL difference from MCL button

2011-12-20T23:17:38Z

added note about MACL difference from MCL button

← Older revision		Revision as of 23:17, 20 December 2011
Line 1:		Line 1:
	The [[MCL]] (Master Clear) button is used to force the computer into a defined initial state. The CPU loads the [[microprogram]] into the [[control store]] from the EPROM where it is stored. The microprogram then traps to the master clear routine. This initialization is also performed when the CPU goes through the power up sequence, and when the bus line (negative logic) BMCL is activated.		The [[MCL]] (Master Clear) button is used to force the computer into a defined initial state. The CPU loads the [[microprogram]] into the [[control store]] from the EPROM where it is stored. The microprogram then traps to the master clear routine. This initialization is also performed when the CPU goes through the power up sequence, and when the bus line (negative logic) BMCL is activated.

			'''Note''': the [[MACL]] command in [[OPCOM]] performs the same initialization, but does '''not''' reload the control store.

	== Master clear routine ==		== Master clear routine ==

Tingo: /* Master clear routine */ corrected a link

2011-12-20T23:12:00Z

Master clear routine: corrected a link

← Older revision		Revision as of 23:12, 20 December 2011
Line 2:		Line 2:

	== Master clear routine ==		== Master clear routine ==
	The master clear routine turns off running indicator, the [[PIE]] ~~register~~ is cleared. The paging and interrupt systems are turned off.		The master clear routine turns off running indicator, the [[PIE register]] is cleared. The paging and interrupt systems are turned off.
	The paging system is set in "normal" mode (as if the [[REX]] instruction had been executed).		The paging system is set in "normal" mode (as if the [[REX]] instruction had been executed).
	The CPU self-test routine microprogram is executed. If no errors are found, the running indicator lamp is lit, and the terminal interface on the CPU board (terminal no. 1) is initialized to 7-bit plus even parity. Parity is not checked on input.		The CPU self-test routine microprogram is executed. If no errors are found, the running indicator lamp is lit, and the terminal interface on the CPU board (terminal no. 1) is initialized to 7-bit plus even parity. Parity is not checked on input.

	When the master clear routine is finished, the CPU will be in STOP mode.		When the master clear routine is finished, the CPU will be in STOP mode.


	== References ==		== References ==
	* {{ND-doc\|06.026.1\|Chapter 7 Operator Interaction}}		* {{ND-doc\|06.026.1\|Chapter 7 Operator Interaction}}

Tingo: created the page

2011-12-20T23:09:25Z

created the page

New page

The [[MCL]] (Master Clear) button is used to force the computer into a defined initial state. The CPU loads the [[microprogram]] into the [[control store]] from the EPROM where it is stored. The microprogram then traps to the master clear routine. This initialization is also performed when the CPU goes through the power up sequence, and when the bus line (negative logic) BMCL is activated.

== Master clear routine ==
The master clear routine turns off running indicator, the [[PIE]] register is cleared. The paging and interrupt systems are turned off.
The paging system is set in "normal" mode (as if the [[REX]] instruction had been executed).
The CPU self-test routine microprogram is executed. If no errors are found, the running indicator lamp is lit, and the terminal interface on the CPU board (terminal no. 1) is initialized to 7-bit plus even parity. Parity is not checked on input.

When the master clear routine is finished, the CPU will be in STOP mode.

== References ==
* {{ND-doc|06.026.1|Chapter 7 Operator Interaction}}